Regviz

Espressif Systems /ESP32-C3 /RTC_CNTL /WDTCONFIG0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WDTCONFIG0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/RTC_CNTL/WDTCONFIG0#0x0

31282724232019161512118743000000000000000000000000000000000000000000WDT_CHIP_RESET_WIDTH0 (WDT_CHIP_RESET_EN)WDT_CHIP_RESET_EN0 (WDT_PAUSE_IN_SLP)WDT_PAUSE_IN_SLP0 (WDT_APPCPU_RESET_EN)WDT_APPCPU_RESET_EN0 (WDT_PROCPU_RESET_EN)WDT_PROCPU_RESET_EN0 (WDT_FLASHBOOT_MOD_EN)WDT_FLASHBOOT_MOD_EN0WDT_SYS_RESET_LENGTH0WDT_CPU_RESET_LENGTH0WDT_STG30WDT_STG20WDT_STG10WDT_STG00 (WDT_EN)WDT_EN

Description

rtc configure register

Fields

WDT_CHIP_RESET_WIDTH

chip reset siginal pulse width
WDT_CHIP_RESET_EN

wdt reset whole chip enable
WDT_PAUSE_IN_SLP

pause WDT in sleep
WDT_APPCPU_RESET_EN

enable WDT reset APP CPU
WDT_PROCPU_RESET_EN

enable WDT reset PRO CPU
WDT_FLASHBOOT_MOD_EN

enable WDT in flash boot
WDT_SYS_RESET_LENGTH

system reset counter length
WDT_CPU_RESET_LENGTH

CPU reset counter length
WDT_STG3

1: interrupt stage en
WDT_STG2

1: interrupt stage en
WDT_STG1

1: interrupt stage en
WDT_STG0

1: interrupt stage en
WDT_EN

enable rtc wdt

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data